The completion signal is provided to each chip along a return path. Fig. 7. Block diagram: (a) associative memory array, (b) word structure. Fig. 8. Chip microphotograph and memory cell layouts: (a) ...