including the sizing of the energy-storage filter capacitor. It is shown how averaging over line period yields a model suitable for the design of the dc bus voltage regulation loop. Furthermore, ...