Design-Reuse14d
A 55-nm Ultra Low Leakage SRAM Compiler with Optimized Power Gating Design
SRAM is ready for read access and write operation ... Three methods of arrangement of P.G. MOS The layout arrangement of power gating MOS is not detailedly discussed in the previous work. We emphasize ...