In this paper an optimized power gating design on a 55-nm Static Random Access Memory (SRAM) compiler is presented ... Three methods of arrangement of P.G. MOS The layout arrangement of power gating ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback