News
A collection of Verilog-based digital design projects, from basic gates to complex modules like ALUs, FSMs, and memory units. Ideal for learning RTL design and synthesis.
1,9200.67% Volume: 46.79 Cr.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback